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Abstract— Heterogeneous systems-on-chip (SoCs) are highly favorable computing platforms due to their superior performance and
energy efficiency potential compared to homogeneous architectures. They can be further tailored to a specific domain of applications
by incorporating processing elements (PEs) that accelerate frequently used kernels in these applications. However, this potential is
contingent upon optimizing the SoC for the target domain and utilizing its resources effectively at runtime. To this end, system-level
design - including scheduling, power-thermal management algorithms and design space exploration studies - plays a crucial role. This
paper presents a system-level domain-specific SoC simulation (DS3) framework to address this need. DS3 enables both design space
exploration and dynamic resource management for power-performance optimization of domain applications. We showcase DS3 using
six real-world applications from wireless communications and radar processing domain. DS3, as well as the reference applications, is
shared as open-source software to stimulate research in this area.
Index Terms—Heterogeneous computing, SoC, domain-specific SoC, simulation framework, DTPM, design space exploration.
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1 INTRODUCTION
HOMOGENEOUS general purpose processors provideflexibility to implement a variety of applications and
facilitate programmability. However, these platforms cannot
take advantage of the domain knowledge to optimize the
energy efficiency for specific application domains, such
as machine learning, communication protocols, and au-
tonomous driving [1], [2], [3]. In contrast, heterogeneous
systems-on-chip (SoCs) that combine general purpose and
specialized processors (e.g., audio/video codecs and com-
munication modems) offer great potential to achieve higher
efficiency [4]. In particular, domain-specific SoCs (DSSoCs)
- a class of heterogeneous architectures - optimize the archi-
tecture, computing resources and design flows by exploiting
the characteristics of applications in a particular domain.
For a given target domain, DSSoCs can provide three orders
of magnitude higher energy-efficiency in comparison to
general-purpose processors [5].
Harvesting the potential of DSSoCs depends critically
on the integration of optimal combination of computing
resources and their effective utilization and management at
runtime. Hence, the first step in the design flow includes
analysis of the domain applications to identify the com-
monly used kernels [6]. This analysis aids in determining
the set of specialized hardware accelerators for the tar-
get applications. For example, DSSoCs targeting wireless
communication applications obtain better performance with
the inclusion of Fast-Fourier Transform (FFT) accelerators.
Similarly, SoCs optimized for autonomous driving applica-
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Hardware emulation
ü Faster
X Significant effort to model 
target SoC and applications
Full-system simulation
X Low-level details
X Very slow
X Hard to analyze
System-level simulation
ü Very fast
ü Enables algorithmic development
ü High degree of modularity
Fig. 1: Common DSE methodologies.
tions integrate deep neural network (DNN) accelerators [7].
Then, a wide range of design- and run-time algorithms are
employed to schedule the applications to the processing
elements (PEs) in the DSSoC [8], [9], [10], [11]. Finally, dy-
namic power and thermal management (DTPM) techniques
optimize the SoC for energy efficient operations at runtime.
Throughout this process, evaluation frameworks, ranging
from analytical models and hardware emulation, are needed
to explore the design space and ensure that the DSSoC
achieves performance, power and energy targets [5].
Full-system simulators, like gem5 [12], have the abil-
ity to perform instruction-level cycle-accurate simulation.
However, this level of detail leads to long execution times,
in the order of hours to simulate a few milliseconds of
workloads [13]. Hence, they are not suitable for rapid design
space exploration. It is also important to note that the level
of detail provided by cycle-accurate simulations is beyond
the requirements of high-level design space exploration. The
most critical system-level questions are where tasks should run
and how fast PEs should operate to satisfy the design require-
ments, e.g., maximizing performance per Watt (PPW) or
energy-delay product (EDP). Contrary to simulation-based
approaches, hardware emulation using Field-Programmable
Gate Array (FPGA) prototypes are substantially faster [14].
However, they involve significantly higher development
effort to implement the target SoC and applications.
Given the design complexities and the cost of consider-
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2ing a large design space, there is a strong need for a sim-
ulation environment which allows rapid, high-level, simul-
taneous exploration of scheduling algorithms and power-
thermal management techniques, both of which can signifi-
cantly influence energy efficiency.
In this paper, we present DS3, a system-level domain-
specific system-on-chip simulation framework. DS3 frame-
work enables (1) run-time scheduling algorithm develop-
ment, (2) DTPM policy design, and (3) rapid design space
exploration. To this end, DS3 facilitates plug and play
simulation of scheduling algorithms; it also incorporates
built-in heuristic and table-based schedulers to aid devel-
opers and provide a baseline for users. DS3 also includes
power dissipation and thermal models that enable users
to design and evaluate new DTPM policies. Furthermore,
it features built-in dynamic voltage and frequency scaling
(DVFS) governors, which are deployed on commercial SoCs.
Besides providing representative baselines, this capability
enables users to perform extensive studies to characterize a
variety of metrics, PPW and EDP for a given SoC and set
of applications. Finally, DS3 comes with six reference appli-
cations from wireless communications and radar processing
domain. These applications are profiled on heterogeneous
SoC platforms, such as Xilinx ZCU-102 [15] and Odroid-
XU3 [16], and included as a benchmark suite in DS3 distri-
bution. The benchmark suite enables realistic design space
explorations, as we demonstrate in this paper.
The major contributions of this work include:
• A unified, high-level DSSoC simulator, called DS3 that
enables design space exploration of hardware configu-
rations together with scheduling and DTPM strategies,
• A benchmark suite of real-world applications and their
reference hardware implementations and
• Extensive design space exploration studies for fine-
grained architecture tuning.
The rest of this paper is organized as follows. The related
work is reviewed in Section 2. The goals and architectural
details of DS3 are presented in Section 3. Section 4 elaborates
the implementation details of DS3 and Section 5 presents the
built-in capabilities. Section 6 describes the validation of the
framework against a real platform while Section 7 presents
the case studies using real-world applications. Finally, the
conclusions and future work are discussed in Section 8.
2 RELATED WORK
As the use cases for this environment intersect with a large
number of distinct research areas, we break the related work
into three parts. First, we discuss existing work in the area
of scheduling, power, and thermal optimization algorithms,
and we motivate a need for a unified framework that inte-
grates these with rich design space exploration capabilities.
Second, we discuss existing work in the area of design space
exploration for embedded systems, and we note the lack of
rich support for thermal/power models or plug and play
scheduling frameworks. Third, for completeness, we give
a brief overview of related works in the scope of high
performance computing or non-embedded environments.
Together, this set of related works serves to motivate the
need for an environment such as DS3 that unifies all of these
aspects into a single, open-source framework for embedded
DSSoC development.
Starting with works on scheduling, power, and ther-
mal optimization algorithms, one of the most important
goals of heterogeneous SoC design is to optimize energy-
efficiency while satisfying the performance constraints. To
this end, a variety of offline and runtime algorithms have
been proposed to schedule applications to PEs in multi-core
architectures [8], [9], [10], [11]. Similarly, DVFS policies, such
as HiCAP [17], power management governors, such as on-
demand [18], and thermal management techniques [19] have
been proposed to efficiently manage the power and temper-
ature of SoCs. However, existing approaches are typically
evaluated in isolated environments and different in-house
tools. Hence, there is a strong need for a unified simulation
framework [20] to compare and evaluate various scheduling
and optimization algorithms in a common environment.
Next, there are a large number of works on design space
exploration for embedded systems, but they are found to
be lacking in support for rich scheduling, thermal, and
power optimization algorithms. Khalilzad et al. [21] con-
sider a heterogeneous multiprocessor platform along with
applications modeled as synchronous dataflow graphs and
periodic tasks. The design space exploration problem is
solved using a constraint programming solver for different
objectives such as deadline, throughput, and energy con-
sumption. ASpmT [22] proposes a multi-objective tool using
Answer Set Programming (ASP) for heterogeneous plat-
forms with a grid-like network template and applications
specified as DAGs. Trcˇka et al. [23] utilize the Y-chart [24]
philosophy for design space exploration and introduces an
integrated framework using the Octopus toolset [25] as its
kernel module. Then, for different steps in the exploration
process (i.e., modeling, analysis, search, and diagnostics),
different languages and tools such as Ptolemy, Uppaal, and
OPT4J are employed. Target platforms and applications are
modeled in the form of an intermediate representation to
support translation from different languages and to different
analysis tools. Artemis [26] aims to evaluate embedded-
systems architecture instantiations at multiple abstraction
levels. Later, authors extend the work and introduce the
Sesame framework [27] in which target multimedia ap-
plications are modeled as Kahn Process Network (KPN)
written in C/C++. Architecture models, on the other hand,
include components such as processor, buffers, and buses
and are implemented in SystemC. The framework supports
different schedulers such as first in, first-out (FIFO), round-
robin, or customized. A trace-driven simulation is applied
for cosimulation of application and architecture models.
Finally, ReSP [28] is a virtual platform targeting mul-
tiprocessor SoCs focusing on a component-based design
methodology utilizing SystemC and transaction-level mod-
eling libraries. ReSP adopts lower-level instruction set based
simulation approach and is restricted to applications that
are already implemented in SystemC. All aforementioned
frameworks or tools lack accurate power and thermal mod-
els, and do not support for exploration of scheduling algo-
rithms and/or power-thermal management techniques.
Outside of embedded systems, there has also been a
large body of work on design space exploration via het-
erogeneous runtimes at the desktop or HPC scale, with
StarPU [29] being one of the most prominent examples of
such a runtime. StarPU is a comprehensive framework that
3provides the ability to perform run-time scheduling and
execution management for directed acyclic graph (DAG)
based programs on heterogeneous architectures. Although,
the framework allows users to develop new scheduling
algorithms, StarPU lacks power-thermal models and DVFS
techniques to optimize power and energy consumption. A
recent work [30] targets domain-specific programmability
of heterogeneous architectures through intelligent compile-
time and run-time mapping of tasks across CPUs, GPUs,
and hardware accelerators. In the proposed approach, the
authors employ four different simulators, more specifically,
Contech to generate traces, MacSim to model CPU/GPU
architectures, BookSim2 to model the networks-on-chip,
and McPat to predict energy consumption. The proposed
DS3 simulator integrates the above features in a unified
framework to benefit similar studies in the future.
To the best of our knowledge, DS3 is the first open-
source framework to integrate all of these distinct elements
into a unified simulation environment targeting embedded
DSSoCs. It includes built-in analytical models, scheduling
algorithms, DTPM policies, and six reference applications
from wireless communication and radar processing domain.
3 OVERALL GOALS AND ARCHITECTURE
The goal of DS3 is to enable rapid development of schedul-
ing algorithms and DTPM policies, while enabling extensive
design space exploration. To achieve these goals, it provides:
• Scalability: Provide the ability to simulate instances of
multiple applications simultaneously by streaming multi-
ple jobs from a pool of active domain applications.
• Flexibility: Enable the end-users to specify the SoC con-
figuration, target applications, and the resource database
swiftly (e.g., in minutes) using simple interfaces.
• Modularity: Enable algorithm developers to modify the
existing scheduling and DTPM algorithms, and add new
algorithms with minimal effort.
• User-friendly Productivity Tools: Provide built-in capa-
bilities to collect, report and plot key statistics, including
power dissipation, execution time, throughput, energy
consumption, and temperature.
The organization of the DS3 framework designed to
accomplish these objectives is shown in Figure 2. The re-
source database contains the list of PEs, including the type
Resource Database
• Resource types
• Task Latencies
• Resource state
Simulation Kernel
• Implements schedule
• Updates simulation state
Scheduler & DTPM
• Plug & play selection
• Heuristic schedulers
• Tabular schedulers
Scheduler 
Algorithms
DTPM
Algorithms
Analytical Models
(Power, Thermal,
Interconnect)
Report
Power, Performance, Energy, Schedule
Job / Task Generator
• Stochastic job arrival
• Domain applications
Hardware Profiling
DS3
Fig. 2: Organization of DS3 framework describing the inputs
and key functional components to perform rapid design
space exploration and validation.
of each PE, capacity, operating performance points, among
other configurations. By exploiting the deterministic nature
of domain applications, the profiled latencies of the tasks
are also included in the resource database. The simulation is
initiated by the job generator, which generates application
representative task graphs. The injection of applications
in the framework is controlled by a random exponential
distribution. The DS3 framework invokes the scheduler
at every scheduling decision epoch with the list of tasks
ready for execution. Then, the simulation kernel simulates
task execution on the corresponding PE using execution
time profiles based on reference hardware implementations.
Similarly, DS3 employs analytical latency models to estimate
interconnect delays on the SoC [31]. After each scheduling
decision, the simulation kernel updates the state of the
simulation, which is used in subsequent decision epochs.
In parallel, DS3 estimates power, temperature and energy of
each schedule using power models [32]. The framework aids
the design space exploration of dynamic power and thermal
management techniques by utilizing these power models
and commercially used DVFS policies. DS3 also provides
plots and reports of schedule, performance, throughput and
energy consumption to help analyze the performance of
various algorithms.
DS3 is released to public as a companion to this paper 1.
Following two sections present the implementation details
and capabilities for new developers and users, respectively.
4 DEVELOPER VIEW: DS3 IMPLEMENTATION
This section describes the implementations of the com-
ponents of DS3 depicted in Figure 2 from a developer’s
perspective.
4.1 Resource Database
DS3 enables instantiating a wide range of SoC configura-
tions with different types of general- and special-purpose
PEs. A list of PEs and its characteristics are stored in the
resource database. Each PE in the database has the static
and dynamic attributes described in Table 1.
TABLE 1: List of PE attributes in resource database
Attribute Description
St
at
ic
Type
Defines type of PE
Example: CPU, accelerator etc.
Capacity
Number of simultaneous threads
a PE can execute
DVFS policy
Policy which controls PE
frequency and voltage at runtime
Operating
performance point
Operating frequencies and
corresponding voltages for a PE
Execution time
profile
Defines the execution time of
supported tasks on each PE
Power consumption
profile
Provides the power consumption
profile of each PE
D
yn
am
ic Utilization
Defines active time of a PE for
a particular time window
Blocking
Probability that a PE is busy
when a task is ready
State
Indicates whether a PE
is busy or idle
1. https://github.com/segemena/DS3
4The static and dynamic attributes are determined based
on the current industry practice and a careful examina-
tion of available systems on the market. For example, CFS
scheduler, the default linux kernel scheduler [33], makes
task mapping decisions based on the utilization of PEs.
In addition, ARM big.LITTLE architecture [32], combining
Cortex-A15 cluster with energy-efficient Cortex-A7 cluster,
supports different operating frequencies for each cluster.
The voltage level and thus energy consumption depends
on the operating point and DS3 takes these effects into
account. Finally, commercial SoCs utilize DVFS policies [18]
to control power and performance of PEs. For this reason,
we integrated these policies into DS3 and assigned the
current DVFS policy as an attribute to a PE.
This list in Table 1 can be extended either by defining
a new parameter in corresponding SoC file and parsing
it or directly assigning as an attribute in PE class of DS3
framework.
4.2 Job Generator
Figure 3 presents block diagrams for a WiFi transmitter
(WiFi-TX) and receiver (WiFi-RX) both of which are com-
posed of multiple tasks. The tasks and dependencies in an
application are represented using a DAG. The job generator
produces the tasks shown in Figure 3, for a WiFi-TX job
along with the dependencies (see Appendix A for real DAG
implementations). The basic unit of data processed by this
chain is a frame, which is 64 bits in this work. DS3 defines
each new input frame of an application as a job. Hence, each
job implies a 64-bit frame streaming through the WiFi-TX
chain.
The job generator produces the tasks and DAG for each
active application following a user-specified job injection
model. DS3 currently models the traffic by injecting jobs
based on an exponential distribution. The framework pro-
vides the flexibility to model other distributions as well.
DS3 is scalable in terms of job generation and is capable
of spawning jobs from multiple applications. For example,
suppose that both WiFi-TX and WiFi-RX applications are
active and the corresponding injection ratio is 0.8:0.2. On
an average, DS3 generates 4 WiFi-TX jobs for every WiFi-
RX job. This capability plays a crucial role in exploring
multiple types of workloads in the domain, as demonstrated
in Section 7.
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Fig. 3: Block diagrams for WiFi-TX and WiFi-RX applica-
tions.
4.3 Scheduling and DTPM Algorithms
DS3 provides a plug-and-play interface to choose between
different scheduling and DTPM algorithms. Hence, devel-
opers can implement their own algorithms and easily inte-
grate them with the framework. To achieve this, developers
define the new scheduling algorithm as a member function
of the Scheduler class. Then, the new scheduler is invoked
from the run method of the simulation core. Scheduling al-
gorithms vary significantly in their complexities and hence,
require different inputs to map tasks to PEs. To support this,
DS3 provides a loosely defined interface to specify inputs
to the schedulers as required. The framework supports
list schedulers (such as HEFT [34] as well as table-based
schedulers (such as integer linear programming), where
schedule for all the tasks in a job is generated at the time
of job injection.
DS3 provides built-in DTPM policies and facilitates the
design of new DTPM algorithms. The policy is invoked pe-
riodically at every control epoch, which is parameterizable
by the user. To minimize the run-time and power overhead
of DTPM decisions, we use 10ms–100ms range following
the common practice [32]. A policy of low complexity may
use only the power state information of the PEs. On the
other hand, advanced algorithms may use PE utilization
and more detailed performance metrics, such as number
of memory accesses and retired instructions. In addition,
the DTPM policies have access to the resource management,
including the power consumption and performance profiles
therein. The decisions of the DTPM policy are evaluated and
applied to the PEs at every control epoch.
Developers can add new scheduling and DTPM algo-
rithms without modifying the rest of DS3. Modular design
enables both maintaining existing interfaces and expanding
them to support radically different algorithms.
4.4 Simulation Kernel
The life cycle of a task in DS3 is shown in Figure 4.
The job generator constructs a task graph as described in
Section 4.2. The tasks that are ready to execute (i.e. free of
dependencies) are moved to a Ready Queue. The other tasks
that are waiting for predecessors to complete execution are
Scheduler
Executable 
Queue
Is it a 
head 
task?
Start
Job / Task
Generator
Are 
preds
done?
Run on a PE
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& PE queue not fullYes
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Finish execution
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Queue
Ready 
Queue
No
Yes
Fig. 4: Life-cycle of a task in DS3 queues.
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Fig. 5: Bandwidth-Latency curve used to model DRAM
latency in DS3 framework.
held in the Outstanding Queue before being moved to the
Ready Queue. The scheduler, an algorithm either built-in or
user-defined, uses the resource database and produces PE
assignments for ready tasks. Then, the simulation kernel
migrates the tasks to the Executable Queue until commu-
nication requirements from predecessors are met. Finally,
the task is simulated on the PE and retired after execution.
The simulation kernel clears the dependencies imposed by
these tasks and removes them from the system. If all the
predecessors of a task waiting in the Outstanding Queue
retire, then the kernel moves them to the Ready Queue. This
triggers a new scheduling decision and the tasks experience
a similar life cycle in the framework, as described above.
Memory and network are shared resources in an SoC.
The communication fabric to perform high-speed data trans-
fer between the various resources in the platform is assumed
to be a mesh-based network-on-chip (NoC). We integrate
analytical models to compute the latency at a given traffic
load in a priority-aware mesh-based industrial NoC [31].
Executing multiple applications simultaneously leads to
higher traffic in the network, as compared to the standalone
execution. Hence, there is an effect in the execution time of
applications if there is congestion in the network.
To model memory communication in the SoC, we in-
clude a bandwidth-latency model for memory latency mod-
eling based on DRAMSim2 [35]. DRAMSim2 is used to
obtain memory latencies at varying bandwidth require-
ments as shown in Figure 5. DS3 models the transactions
between the various communicating elements and keeps
track of outstanding memory requests in a sliding window.
We compute the memory bandwidth based on outstanding
requests and then utilize the bandwidth-latency curve as a
look-up table to obtain the average latency for the current
memory bandwidth and add it to the execution time of the
application(s). Hence, we account for contention of shared
resources using the described network and memory models.
The simulation kernel also calls the DTPM governor
periodically at every decision epoch. The DTPM governor
determines the power states of the PEs as a function of
their current load and information provided by the resource
database. Subsequently, the simulation kernel updates the
power states of the PEs and the decisions are retained until
the next evaluation at the next epoch.
5 USER VIEW: DS3 CAPABILITIES
This section presents the built-in scheduling and DTPM
algorithms provided by the framework.
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Fig. 6: A canonical task flow graph [34] with 10 tasks. Each
node represents a task and each edge represents average
communication cost across the available pool of PEs for the
pair of nodes sharing that edge. The computation cost table
on the right indicates the execution time for each of the PEs.
5.1 Scheduling Algorithms
DS3 provides a set of commonly used built-in scheduling
algorithms, which can be specified by the users in the main
configuration file. The framework generates Gantt charts to
visualize the schedulers (see Figure 7). This allows the end-
user to understand the dynamics of the scheduler under
evaluation. We describe the built-in scheduling algorithms
in DS3 using one of the most commonly used canonical task
graphs [34] shown in Figure 6. Since this task graph is used
commonly as a reference point for many list-scheduling
studies, it serves as a representative example before analyz-
ing the results from real-world applications in Section 7.3.
Minimum Execution Time (MET) Scheduler: The MET
scheduler assigns a ready task to a PE that achieves the
minimum expected execution time following a FIFO pol-
icy [36]. If there are multiple PEs that satisfy the minimum
execution criterion, the scheduler then reads the current
state information of all these PEs and assign the tasks to
one of the most idle PEs.
Figure 7(a) shows the schedule generated by the MET
scheduler in DS3 for the task graph shown in Figure 6. All
Fig. 7: Schedule of task graph in Figure 6 with (a) MET,
(b) ETF, and (c) ILP.
6tasks are assigned to their best-performing PEs as expected.
Earliest Task First (ETF) Scheduler: The ETF scheduler uti-
lizes the information about the communication cost between
tasks and the current status of all PEs to make a scheduling
decision [37].
Figure 7(b) shows the schedule produced by DS3 for a
single instance of the task flow graph shown in Figure 6
with ETF scheduler. Although the execution times are the
same for both MET and ETF based schedules, the mapping
decisions are different as shown in Figure 7(a) and 7(b). This
difference becomes evident when multiple applications are
executed together, as shown in Section 7.3.
Table-based Scheduler: DS3 also provides a scheduler
which stores the scheduling decisions in a look-up table.
This allows users to utilize any offline schedule, such as
an assignment generated by an integer linear programming
(ILP) solver, with the help of a small look-up table. For ex-
ample, we use IBM ILOG CPLEX Optimization Studio [38]
to generate the ILP solution for a job. The schedule from
the ILP solution depicted in Figure 7(c) outperforms the
other two schedulers for a single job instance as expected.
However, we note that the schedule stored in the table
guarantees optimality only if there is a single job in the
system. Hence, its performance degrades when multiple
jobs overlap, as shown in Section 7.3.
5.2 DTPM Policies
State-of-the-art SoCs support multiple voltage-frequency
domains and DVFS, which enables users to optimize for
various power-performance trade-offs. To support this capa-
bility, DS3 allows each PE to have a range of operating perfor-
mance points (OPPs), configurable in the resource database.
The OPPs are voltage-frequency tuples that represent all
supported frequencies of a given PE, which can be exploited
by DTPM algorithms to tune the SoC at runtime. In addition,
DS3 integrates analytical power dissipation and thermal
models for Arm Cortex-A15 and Cortex-A7 cores [32], as
well as power consumption profiles for FFT [39], scrambler
encoder, and Viterbi accelerators [40].
The power models capture both dynamic and static
power consumption. The dynamic power consumption
(P = CV 2Af ) varies according to the load capacitance
(C), supply voltage (V), activity factor (A), and operating
frequency (f ). Voltage and frequency are modeled through
the OPPs, while the load capacitance and activity factors are
modeled using measurements on real devices and published
data. Static power consumption depends mainly on the
current temperature and voltage, and DS3 uses thermal
models obtained from measurements in the Odroid-XU3
SoC to accurately model both power and temperature.
The integrated power, performance, and temperature
models enable us to implement a wide range of DTPM
policies using DS3. To provide a solid baseline to the user,
we also provide built-in DVFS policies that are commonly
used in commercial SoCs. More specifically, users use the
input configuration file to set the DTPM policy to ondemand,
performance and powersave [18] governors, or to a custom
DTPM governor.
Ondemand Governor: The ondemand governor controls the
OPP of each PE as a function of its utilization. The supported
voltage-frequency pairs of a given PE are given by the
following set:
OPP = {(V1, f1), (V2, f2), . . . , (Vk, fk)} (1)
where k is the number of operating points supported by that
PE. Suppose that the PE currently operates at (V2, f2). If the
utilization of the PE is less than a user-defined threshold,
then the ondemand governor decreases the frequency and
voltage such that the new OPP becomes (V1, f1). If the
utilization is greater than another user-defined threshold,
the OPP is increased to the maximum frequency. Otherwise,
the OPP stays at the current value, i.e., (V2, f2).
Performance Governor: This policy sets the frequency and
voltage of all PEs to their maximum values to minimize
execution time.
Powersave Governor: This policy sets the frequency and
voltage of all PEs to their minimum values to minimize
power consumption.
User-Specified Values: This policy enables users to set the
OPP (i.e., frequency and voltage) of each PE individually
to a constant value within the permitted range. It enables
thorough power-performance exploration by simply sweep-
ing the supported values. Finally, developers can also define
custom DTPM algorithms in the DTPM class, similar to the
scheduler.
6 SIMULATOR VALIDATION
Simulation frameworks serve as powerful platforms to per-
form rapid design space exploration, evaluation of schedul-
ing algorithms and DTPM techniques. However, the fidelity
of such simulation frameworks is questionable. Particularly,
the level of abstraction in high-level simulators is significant.
Hence, estimations from simulations may diverge from real
SoCs due to differences in modeling, ineffective represen-
tation and limitations in simulation frameworks to capture
overheads observed on hardware platforms. In this section,
we comprehensively evaluate our DS3 framework in terms
of performance, power and temperature estimations with
two commercially available SoC platforms — Odroid-XU3
and Zynq Ultracale+ ZCU-102.
6.1 Validation with Odroid-XU3
We choose Odroid-XU3 as one of the platforms for val-
idation because of its abilities to measure power, perfor-
mance and temperature. This platform comprises in-built
current and temperature sensors enabling us to measure
power, performance and temperature simultaneously and
accurately at runtime. Since the design space comprising
the number of cores, frequency levels and applications is
very large, we choose representative configurations and ap-
plications for validation against the Odroid-XU3, as shown
in Figure 8 and Figure 9. For the comprehensive validation,
we consider two cases: (1) Freq-Sweep: the number of cores
is fixed, frequencies of the cores are varied and (2) Core-
Sweep: the frequencies of the cores are fixed, the number
of cores is varied. To ensure completeness in validation,
we validate both single-threaded and multi-threaded appli-
cations in both scenarios. For single-threaded applications,
Figure 8(a) describes the execution time, power and tem-
perature for Freq-Sweep scenario and Figure 8(b) for Core-
Sweep. For Freq-Sweep, we vary the frequency from 0.6-
2.0 GHz. Odroid-XU3 has four LITTLE cores and four big
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TABLE 3: Error percentages in comparison of execution
time, power and temperature between DS3 and Odroid-XU3
Application
Type Scenario
Execution
Time Power Temperature
Single
Threaded
Freq-Sweep 3.6% 3.1% 2.7%
Core-Sweep 5.3% 5.1% 2.1%
Multi
Threaded
Freq-Sweep 2.8% 6.1% 2.4%
Core-Sweep 2.7% 1.3% 3.8%
cores, leading to 16 possible combinations of configurations
of active cores. Core-Sweep compares the parameters of
DS3 and Odroid-XU3 for all 16 combinations. Similarly,
Figure 9(a) and Figure 9(b) show the comparisons of DS3
and Odroid-XU3 for multi-threaded applications. Table 3
shows the error percentages in comparison of execution
time, power and temperature for single-threaded and multi-
threaded applications in both Freq-Sweep and Core-Sweep
configurations.
In Freq-Sweep scenario, the frequency of the LITTLE and
big cores are varied in unison until we reach the maximum
frequency of the LITTLE cores, which is 1.4 GHz. Thereafter,
the frequency of the big cores are swept until the maximum
allowed frequency of 2.0 GHz. We observe that the mean
absolute error in performance, power and temperature es-
timates are 3.6%, 3.1%, and 2.7%, respectively, for single-
threaded applications. Similarly, the errors are 2.8%, 6.1%
and 2.4% for multi-threaded applications.
In Core-Sweep scenario, the number of active cores is
varied in all combinations while the frequencies of the
LITTLE and big cores are retained at 1.0 GHz. The per-
formance, power and temperature mean absolute errors are
5.3%, 5.1%, and 2.1%, respectively, for single-threaded appli-
cations. While multi-threaded applications have an average
error of 2.7%, 1.3% and 3.8%.
On an average, the error in accuracy is mostly less
than 6%. We note that the platform experiences frequency
throttling when the temperature reaches trip points (95◦C).
The throttling behavior is modeled in DS3 and hence, we
obtain highly correlated estimates for execution time, power
and temperature even when the platform is throttled by
the on-board thermal management agent. In summary, the
estimates from DS3 closely match real-time measurements
obtained by the execution of similar workloads on the
platform, as summarized in Table 3. The strong validation
results aid in reinforcing the fidelity of the framework in
simulating DSSoCs with high accuracy.
6.2 Validation with Zynq Ultrascale+ ZCU-102
The second platform used to validate the results of the DS3
framework is Zynq Ultrascale+ ZCU-102 FPGA SoC. Zynq
serves as a crucial platform for validation as it supports the
implementation of hardware accelerators, unlike Odroid-
XU3. The support for hardware accelerators aids in validat-
ing DS3 against highly heterogeneous SoCs. However, lack
of on-board sensors prevent us from accurately measuring
power and temperature. Hence, we chose to validate the
execution time of Zynq and DS3 in the presence of hardware
accelerators in various scenarios.
We pick multiple scenarios to validate the execution
time. First, we sweep the frequencies across the four sup-
ported frequencies on the Zynq board. We then measure
the execution times when applications are executed only
on Cortex A53 cores on the platform and then with both
A53 cores and hardware accelerators. Then, we vary the
number of cores and measure the execution times with only
A53 cores, and with A53 cores and hardware accelerators.
We observe high correlation between the measurements
obtained from the Zynq board and DS3, as shown in
Figure 10. However, when four A53 cores and hardware
accelerators are enabled, we observe an anomaly with 15%
error between DS3 and Zynq. Current Linux kernels do not
support scheduling and enablement of hardware acceler-
ators in the operating system. Hence, we implement the
scheduling mechanism for accelerators in user-space and
identify the anomaly as an overhead that is incurred due to
the user-space implementation. This overhead is expected to
be significantly minimized when operating system kernels
include support for accelerators. Finally, the average error
in execution time is 6.85%.
7 APPLICATION CASE STUDIES
This section presents case studies and experiments for de-
sign space exploration of dynamic resource management,
power-thermal management, and architecture configura-
tions. We base our studies on the benchmark applications
in the domain of communications and radar, which are
presented in the following section.
7.1 Benchmark Applications
DS3 comes with six reference applications from wireless com-
munications and radar processing domain:
• WiFi-TX/RX,
• Low-power single-carrier TX/RX, and
• Radar and Pulse Doppler.
The WiFi protocol consists of transmitter and receiver
flows as shown in Figure 3. It has compute-intensive blocks,
such as FFT, modulation, demodulation, and Viterbi de-
coder (see Table 4), which require a significant amount
of system resources. When the bandwidth and latency re-
quirements are small, one can use a simpler single carrier
protocol to achieve lower power consumption. Finally, we
include two applications from the radar domain as part
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Fig. 11: Block diagram of (a) range detection application, (b)
pulse Doppler application where m is number of signals and
n is number of samples for a signal.
9TABLE 4: Execution profiles of applications on Arm A53
core in Xilinx ZCU-102, Arm A7/A15 cores in Odroid-XU3,
and hardware accelerators
Application Task Latency (µs)Zynq
A53
Odroid
A7
Odroid
A15
HW
Acc.
WiFi
TX
Scrambler-
Encoder 22 22 10 8
Interleaver 8 10 4
QPSK
Modulation 15 15 8
Pilot Insertion 4 5 3
Inverse-FFT 225 296 118 16
CRC 5 5 3
WiFi
RX
Match Filter 15 16 5
Payload Extraction 5 8 4
FFT 218 290 115 12
Pilot Extraction 4 5 3
QPSK
Demodulation 79 191 95
Deinterleaver 10 16 9
Decoder 1983 1828 738 2
Descrambler 2 3 2
Pulse
Doppler
FFT 30 35 15 6
Vector
Multiplication 30 100 35
Inverse-FFT 30 35 15 6
Amplitude
Computation 25 70 40
FFT Shift 6 7 3
Range
Detection
LFM Waveform
Generator 20 90 60
FFT 68 150 60 30
Vector
Multiplication 52 75 60
Inverse-FFT 68 150 60 30
Detection 10 20 20
of the benchmark application suite - (1) range detection
and (2) pulse Doppler (see Table 4). Figure 11 represents
block diagrams of the range detection and pulse Doppler
algorithms.
The benchmark applications enable various algorithmic
optimization and realistic design space exploration studies,
as we demonstrate in this paper. Hence, we will continu-
ously include applications from other domains to the bench-
mark suite.
7.2 Reference Design of Applications
We developed a reference design for each of the appli-
cations described in Section 7.1 on two popular com-
mercial heterogeneous SoC platforms: Xilinx Zynq ZCU-
102 UltraScale MpSoC [15] and Odroid-XU3 [16] which
has Samsung Exynos 5422 SoC. In the scope of DS3, we
implement hardware accelerators in the programmable logic
(PL) of the Xilinx Zynq SoC. Depending on the size of
data transfers required for the accelerator, we use either
memory-mapped (AXI4-Lite) or streaming interfaces (AXI-
Stream). To be specific, we use memory-mapped interfaces
to communicate with scrambler-encoder accelerators and
stream interfaces for the FFT accelerators. A direct memory
access (DMA) unit facilitates data transfers between user-
space mappable memory buffers and the accelerators us-
ing a streaming interface. In this regard, we profiled the
computation and communication times in a Linux environ-
ment running on the Zynq SoC, which is then fed to the
schedulers. The latency of each task in every application on
different resource types is profiled, as shown in Table 4. The
schedulers decide to allocate the task to either hardware
accelerators or general-purpose cores based on their cor-
responding function of communication- and computation-
times along with other system parameters. In addition, we
used the power consumption and temperature sensors on
the Odroid-XU3 board for power consumption profiling.
DS3 power/performance models used in the resource man-
ager incorporate these performance profiles for each task-
resource pair.
7.3 Scheduler Case Studies
This section provides an extension to our previous work
in [41], using built-in DS3 schedulers and applications in
the benchmark suite. The simulations run on an SoC con-
figuration that mimics a typical heterogeneous SoC with a
total of 16 general purpose cores and hardware accelerators:
4 big Arm Cortex-A15 cores, 4 LITTLE Arm Cortex-A7,
2 scrambler accelerators, 4 FFT accelerators, and 2 Viterbi
decoders.
We schedule and execute the WiFi TX/RX, range detec-
tion and pulse Doppler task flow graphs using DS3 and plot
the average job execution time trend with respect to the job
injection rate, as shown in Figure 12. We use the parameters
pRX , pTX , prange, and ppulse representing the probabilities
for the new job being WiFi-RX, WiFi-TX, range detection
and pulse Doppler, respectively.
Figures 12(a) and (b) depict the results with WiFi ap-
plications for a download and upload intensive workload,
independently. To understand the performance of schedul-
ing algorithms, we analyze the average execution time at
varying rates of job injection. MET uses a naive representa-
tion of the system state for scheduling decisions (described
in Section 5.1), which results in higher execution time. On
the other hand, ILP uses a static table based schedule which
is optimal for one job instance. At low injection rates (less
than 1 job/ms), ILP is suitable as jobs do not interleave.
However, as the injection rate increases, the ILP schedule is
not optimal. The ETF performance is superior in comparison
to the others, as observed in Figures 12(a) and (b).
Figure 12(c) demonstrates the results for a workload
comprising radar benchmarks. This workload uses prange
= 0.8 and ppulse = 0.2, owing to the difference in execution
times of the two applications. The performance of ETF
and ILP schedulers are similar until 5 jobs/ms, following
which performance of ETF is superior in comparison to ILP.
Although the trend in execution time for radar benchmarks
is similar to WiFi, the job injection rate at which ETF and ILP
diverge is different because of the differences in execution
times of these applications, as shown in Table 5. At an
TABLE 5: Execution time of applications in benchmark suite
with different schedulers
Execution Time of Single Job (µs)
WiFi-TX WiFi-RX RangeDetection
Pulse
Doppler
MET 69 389 177 1665
ETF 69 301 177 1045
ILP 69 288 177 1000
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Fig. 12: Results from different schedulers with a workload consisting of (a) WiFi-TX (pTX=0.2) and WiFi-RX (pRX=0.8), (b)
WiFi-TX (pTX=0.8) and WiFi-RX (pRX=0.2), (c) range detection (prange=0.8) and pulse Doppler (ppulse=0.2), (d) WiFi-TX
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TABLE 6: Area, performance and energy for different SoC
configurations with varying number of accelerators
Configuration Area
(mm2)
Average Job
Execution (µs)
Energy per
Job (µJ/job)
ID FFT Viterbi
1 0 0 14.94 2606 1744
2 0 1 14.94 1824 1244
3 2 1 15.82 293 589
4 4 0 16.29 1212 957
5 4 1 16.56 274 584
6 6 3 19.29 264 582
injection rate lower than 5 jobs/ms, the level of interleaving
of jobs is low which aligns with the ILP solution.
Finally, we construct a workload comprising of all four
applications and Figure 12(d) shows the corresponding
results. The performance trend of the schedulers with all
applications is similar to WiFi and radar workloads. MET
considers only the best performing PEs for mapping and ILP
is sub-optimal at high injection rates whereas ETF utilizes
the state information of all PEs for mapping decisions.
In summary, the experiments presented in Figure 12
demonstrate the capabilities of the simulation environment.
DS3 allows the end user to evaluate workload scenarios
exhaustively by sweeping the pTX , pRX , prange and ppulse
configuration space to determine the scheduling algorithm
that is most suitable for a given SoC architecture and set of
workload scenarios.
7.4 SoC Design Space Exploration
This section illustrates how DS3 can be utilized to identify
the number and types of PEs during early design space ex-
ploration. We employ the WiFi-TX and WiFi-RX applications
to explore different SoC architectures. All configurations in
this study have 4 big Arm Cortex-A15 and 4 LITTLE Arm
Cortex-A7 cores to start with and DS3 guides the user to
determine the number of configurable hardware accelera-
tors in the architecture. We choose accelerators for FFT and
Viterbi decoder. FFT is a widely used accelerator among all
the applications, whereas Viterbi decoder execution cost on
a general-purpose core is significantly high.
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Fig. 13: Design space exploration studies showing energy
per job vs. SoC area with pareto-frontier.
7.4.1 Grid Search
We vary the number of instances of FFT (0, 1, 2, 4, 6) and
Viterbi decoder (0, 1, 2, 3). Table 6 lists the representative
configurations used in this grid search study. Each row in
the table represents the configuration under investigation
with an estimated SoC area, and average execution time and
average energy consumption per job. The DS3 framework
provides metrics that aid the user in choosing a configu-
ration that best suits power, performance, area and energy
targets.
Figure 13 plots the energy consumption per job as a
function of the SoC area. We find the area of a given
configuration using a built-in floorplanner that takes the
areas of PEs and other components such as system level
cache and memory controllers. The energy consumption per
job is computed by dividing total energy consumption of the
SoC for the entire workload with the number of completed
jobs.
As the accelerator count increases in the system, the
energy consumption per operation decreases. This comes
at the cost of larger SoC area, as shown in Figure 13 and
Table 6. For this workload, configuration-3, i.e., an SoC with
two FFT and one Viterbi decoder accelerators, provides the
best trade-off. Removing any of the accelerators leads to a
significant increase in energy per operation with a small area
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Fig. 14: PE blocking vs utilization (2-D performance plane)
advantage. In contrast, any further increase in the number
of accelerators does not result in significant improvement in
energy per job for this workload. As a result, configuration-
3 is the best configuration in terms of energy-area product
(EAP). This configuration leads to an EAP gain of almost
65% (an energy reduction of 67% with an increase in area
by only less than 6%) compared to configuration-1. After
this point, the improvement in the overall performance by
adding more FFT accelerators and Viterbi decoders does not
overcome the cost of increase in the total area as seen in both
Figure 13 and Table 6.
7.4.2 Guided Search
DS3 also supports a guided search in the design space.
Figure 14 depicts a 2-D performance plane for a PE (or
a PE cluster) where x-axis and y-axis are utilization and
blocking, both in percent, respectively. Ideally, a PE should
be on the lower-right corner where utilization is high, and
blocking is low. If both utilization and blocking are high,
upper-right corner, then it means that there is a need for
more resources in the system. If, however, the opposite is
true, the utilization of a PE is low, and it also does not block
tasks very often. In this case, resources in the system are
abundant. Finally, a PE should never be on the upper-left
corner, representing low utilization and high blocking which
is unrealistic.
Considering the case study in Section 7.4.1 where we
explored 20 different configurations, the guided search will
converge on the best configuration faster. Figure 15 shows
how utilization, blocking, and average job execution time
differ for six aforementioned configurations. Configuration-
1, with no FFT and Viterbi accelerator, yields a high uti-
lization and blocking for both Arm clusters, hence SoC re-
quires hardware accelerators. The results with configuration-
2, addition of one Viterbi accelerator, indicate that Viterbi
accelerator is a critical component for the system since
it provides a huge gain in average job execution time (a
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Fig. 16: Results for representative configurations on 2-D
performance plane for PE clusters.
reduction from 2606 µs to 1824 µs) although the utilization
for this accelerator is very small (0.61%). Configuration-2
also suggests that one Viterbi accelerator is enough for the
system since both utilization and blocking is low. Based on
this observation, we directly eliminate configurations with
no and more than one Viterbi accelerator (i.e., configuration-4
and -6, see Table 6). The comparison between configuration-3
and -5 based on utilization, blocking, and estimated SoC
area draws a conclusion that configuration-3 is the best
configuration for this case study.
Figure 16 depicts the same results for the representative
configurations on the 2-D plane. As seen, configuration-3 is
the closest one to the ideal region and provides the best
trade-off.
These approaches can be used to utilize DS3 for design
space exploration of SoC architectures by analyzing energy
efficiency, area, and developmental effort involved in the
development of specialized cores for hardware acceleration.
This approach can also be extended to explore the effect
of increase (decrease) in the number of general-purpose
cores and graphics processing units (GPUs) in a DSSoC
architecture.
7.5 DTPM Design Space Exploration
In this section, we evaluate a subset of five applications from
our benchmark set: WiFi-RX/TX, single-carrier RX/TX, and
range detection on an SoC with 16 heterogeneous PEs. We
explore 8 frequency points for the big cluster (0.6-2.0GHz)
and 5 for the LITTLE (0.6-1.4GHz), using a 200MHz step.
All possible DVFS modes were evaluated, i.e., all possible
combinations of power states for each PE in addition to
ondemand, powersave, and performance [18] modes.
Figure 17 presents the Pareto frontier for all aforemen-
tioned configurations. The ondemand and performance poli-
cies provide low latency with high energy consumption,
while powersave minimizes the power at the cost of high
latency, which results in sub-optimal energy consumption
due to the increased execution time. The best configuration
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Fig. 17: Pareto frontier in the energy-performance curve
for an SoC with 16 processing elements (PEs) executing a
representative workload.
in terms of EDP uses 1.6GHz and 4 active cores for the
big cluster, and 600MHz and 3 active cores for the LITTLE
cluster, achieving 5.6ms and 13.7mJ. This figure also shows
a 5× variation in execution time and energy consumption
between different configurations. The best EDP configu-
ration achieves up to 4× better EDP than default DTPM
algorithms. This indicates that there is opportunity for users
to propose their own power management mechanisms to
further improve the energy efficiency of the system and
integrate those mechanisms into DS3.
In addition to the Pareto frontier, DS3 also provides
energy, performance, and EDP histograms to aid the design
space exploration. Due to space constraints, Figure 18 de-
picts only the EDP histogram. This histogram shows that
only a small fraction of configurations achieve an EDP
below 80mJ*ms. While the performance and ondemand gov-
ernors are in the range of 90mJ*ms, the powersave mode gets
330mJ*ms EDP. Therefore, users can use these visualization
tools to quickly identify the most promising configurations
for the SoC.
7.6 Scalability Analysis
This section illustrates the scalability of DS3 as a function of
simulated number of jobs, SoC size, and the number of tasks
in a single job (application). To maximize the load, we run
four applications (WiFi TX/RX, Range detection and Pulse
Doppler) simultaneously while sweeping the job injection
rates and number of PEs. For the last case, however, we fix
the job injection rates and SoC configuration while running
applications different in size, separately.
Figure 19(a) shows the total simulation time as a function
of the number of jobs injected throughout the simulation.
As the relation between two metrics is linear, DS3 simu-
lation run-time increases linearly with the workload size.
Similarly, Figure 19(b) presents the simulation time when
the number of PEs increase. This relationship is also linear,
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Fig. 18: Energy-Delay Product (EDP) histogram.
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Fig. 19: Results for scalability analysis showing DS3 runtime
versus (a) Different job injection rates, (b) Varying SoC
configurations and (c) Number of tasks executed.
leading to 6ms per simulation cycle (1µs) for a 56-core
configuration. Finally, in Figure 19(c), the simulation time
with respect to application size (number of tasks in a single
job) is depicted. As application size grows, the runtime to
simulate of 1µs also increases linearly.
The scalability analysis provided in this section demon-
strates that DS3 runtime is a linear function of workload,
SoC and application size. As a side note, we obtain a
simulation speedup of 600× when running 1675 jobs of
WiFi-TX in comparison to gem5. Hence, DS3 facilitates rapid
design space exploration with relatively short turn-around
times. This feature is important as DS3 aims to help users
with extensive design space exploration in a relatively short
period while avoiding unnecessary simulation of low-level
details.
8 CONCLUSION AND FUTURE WORK
The performance and energy efficiency potential of DSSoCs
remains untapped unless we employ efficient run-time re-
source management techniques. This paper presented DS3,
a Python-based open-source system-level framework for
rapid design space exploration of domain specific SoCs.
We developed a scalable, modular, and flexible simula-
tion framework to evaluate scheduling algorithms, dynamic
power-thermal management techniques and architecture ex-
ploration. We also presented benchmark applications, built-
in scheduling algorithms and DVFS policies which can be
used as reference by users and developers. Finally, the
framework is thoroughly validated against a commercially
available SoC, asserting the fidelity of the simulator to
successfully simulate domain-specific SoCs.
We shared DS3, built-in schedulers, DVFS governors,
and benchmark applications to the public to encourage re-
search in the domain of DSSoCs. The integration of learning-
based schedulers and expanding the domain beyond wire-
less communications and radar systems are identified as
part of future scope of this work. In the future, we envision
extending DS3 to other domains with appropriate case
studies and validation.
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Fig. 20: DAG representations for (a) WiFi-TX, (b) WiFi-RX, (c) pulse Doppler, and (d) range detection application.
APPENDIX A
DAG REPRESENTATIONS OF BENCHMARK APPLI-
CATIONS
Applications from wireless communication and radar do-
mains in the benchmark suite offer a variety of DAG repre-
sentation ranging from simple one to very complex ones.
Figure 20 shows DAG representations for WiFi TX/RX,
pulse Doppler, and range detection applications. WiFi-TX
and WiFi-RX are implemented as five parallel chains of
tasks as seen in Figure 20(a) and (b). In addition, Range
detection application only contains seven tasks whereas
pulse Doppler is composed of 451 tasks since there are n
samples for a single signal (see Figures 11(b) and 20(d)).
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